IBM Crams 100 Billion Transistors Onto a Fingernail-Sized 0.7 nm Chip

IBM just crammed 100 billion transistors onto a chip the size of your fingernail. That is nearly double the density of their 2 nm chip from 2021, and it lands at the 0.7 nm node - 7 angstroms - pushing below the 1 nm barrier for the first time.

Published results claim a 50 percent performance lift or a 70 percent energy efficiency gain over the 2 nm node. Those numbers come from a completely new transistor architecture called "nanostack" that IBM validated with actual silicon: functional CMOS inverter operation, dual-channel engineering, and ultra-thin dielectric bonding. This isn't a slide deck; it's a working device.

Nanostack Rewrites the Transistor Playbook

Nanostack is a three-dimensional, nanosheet-based design that vertically stacks and staggers transistors using 3D sequential integration. That lets IBM pack more transistors into the same footprint while mixing different materials in each stacked layer to optimize per-transistor performance and power. The architecture was presented at VLSI 2026, where IBM also showed a 40 percent scaling improvement in SRAM, critical for feeding high-bandwidth data to AI workloads.

This is how you extend Moore's Law past the nanometer era: not by shrinking planar features atom by atom, but by building upward. Nanostack gives the industry a decade of scaling headroom, according to IBM's roadmap.

From Lab to Fab in Five Years

IBM expects early adoption of nanostack at the sub-1 nm node within five years. That timeline depends on their Albany, NY research facility, which will house ASML's High NA EUV lithography tool - the precision printer needed to pattern these atomic-scale features. IBM is already working with Lam Research, Tokyo Electron, and SCREEN to develop the processes that make High NA EUV manufacturable.

Separately, IBM announced Anderon, a pure-play quantum foundry, drawing on their semiconductor and quantum expertise. But the near-term story is nanostack: a real 0.7 nm chip that proves scaled logic isn't dead yet.

Source: IBM Debuts First Sub-1 Nanometer Chip Technology
Domain: newsroom.ibm.com